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Interfacial-state densityIn this paper, we investigate the scaling and carrier transport behavior of sub-100 nm In0.7Ga0.3As
buried-channel metal-oxide-semiconductor ﬁeld-effect transistors (MOSFETs) with Al2O3 as gate dielec-
tric. The device combines a 3-nm Al2O3 layer grown by atomic-layer-deposition (ALD) and a 13-nm
In0.52Al0.48As insulator grown by molecular-beam-epitaxy (MBE). Our long channel device with
Lg = 200 nm exhibits excellent subthreshold characteristics, such as subthreshold-swing (S) of
68 mV/decade at VDS = 0.5 V, indicating a very good interface quality between Al2O3 and In0.52Al0.48As.
In addition, a short-channel device with Lg = 60 nm maintains electrostatic integrity of the device, such
as subthreshold-swing (S) = 90 mV/decade and drain-induced-barrier-lowering (DIBL) = 100 mV/V at
VDS = 0.5 V. We show well-behaved electrostatic scaling behavior that follows a modiﬁed FD-SOI
MOSFET model. Our experimental and theoretical research suggest that further device optimization in
the form of a self-aligned contact structure and aggressive EOT scaling would lead to
high-performance III–V MOSFETs for multiple types of applications.
 2015 The Authors. Published by Elsevier Ltd. This is an openaccess article under the CCBY license (http://
creativecommons.org/licenses/by/4.0/).1. Introduction semiconductors, InAs-rich In Ga As (x > 0.53) has received a greatScaling of transistor footprint has been the top priority in the
semiconductor industry for several decades. Transistor size scaling
leads to increasing transistor density (Moore’s law). While a matter
of considerable debate, the semiconductor device technology that
has been a cornerstone of the micro-electronic revolution of the
last four decades appears to be reaching the end of its roadmap.
There are severe doubts that it will make economic sense for Si c
omplementary-metal-oxide-semiconductor (CMOS) transistors to
scale beyond sub-10-nm channel lengths. At its heart, the problem
is the increasing difﬁculty in maintaining performance out of dee-
ply scaled Si CMOS when the operating voltage is reduced. This is
required in order to maintain power density within economical
goal.
In the landscape of alternatives to Si CMOS for next-generation
logic applications, III–V compound semiconductors have recently
emerged as a viable option, not only because of their superior elec-
tron transport properties [1, references therein] but also because
of the existence of a mature and reliable III–V transistor technology
that has been extensively used in many commercial and defense
applications for the past three decades. Among the III–V compoundx 1x
deal of interest as a strong candidate forhigh-performance (HP) logic
applications [2,3]. Recent studies on high-electron-mobility transis-
tors (HEMTs), which constitute an excellent test vehicle to investi-
gate issues of relevance to future III–V CMOS, have clearly
demonstrated excellent logic characteristics and scalability down
to Lg = 30 nm regime, in the form of on-current (ION), subthreshold-
swing (S), drain-induced-barrier-lowering (DIBL), logic gate-delay
(CV/I) and switching energy [4].
Recent strong interest in this area has brought about signiﬁcant
progress on gate dielectric integration, transistor architecture, and
process integration in InGaAs MOSFETs. Especially, a high quality
dielectric/channel interface has been successfully demonstrated
in III–V MOSFETs by a number of different groups around the world
[5–16]. In order to maximize ION/IOFF ratio, a steep subthreshold
behavior is critical, together with excellent short-channel effects
and gate length (Lg) scalability. However, this inevitably requires
the formation of an extremely high quality dielectric–semiconduc
tor interface to lower the interface-state-density (Dit) near the
conduction-band edge. This has been proven difﬁcult in a surface
channel approach where interface roughness scattering degrades
carrier transport properties [17]. To address this, a
buried-channel InGaAs MOSFET is being explored as an alternative,
that aims to mitigate the pressure of the low Dit requirement and
interface roughness scattering [13,15,18].
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Fig. 1. Schematic of recessed Quantum-well (QW) buried-channel In0.7Ga0.3As
MOSFETs with 3-nm Al2O3 by ALD on top of MBE-grown In0.52Al0.48As barrier.
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In0.7Ga0.3As MOSFETs that uses a combination of ALD Al2O3 and
MBE In0.52Al0.48As as a composite barrier. The outstanding sub-
threshold and scaling characteristics that are obtained down to
Lg = 60 nm bodes well for the future of III–V logic MOSFETs based
on this material system.2. Process technology
Fig. 1 shows the cross section of the devices fabricated in this
work. The epitaxial heterostructure is grown by molecular beam
epitaxy (MBE) on a 100-mm semi-insulating InP substrate. In
essence, this is an InAlAs/InGaAs HEMT structure [2] that, from
top to bottom, consists of a heavily doped multi-layer cap(a) Selective Wet Etch: Cap
(c) Al2O3 deposit
Drain
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Fig. 2. Some of key steps to form Al2O3/In0.52A(In0.7Ga0.3As with 5  1019/cm3, In0.53Ga0.47As 5  1019/cm3 and
In0.52Al0.48As with 1  1019/cm3), 4-nm InP etch-stopper, 10-nm
In0.52Al0.48As barrier, Si d-doping, 3-nm In0.52Al0.48As spacer,
10-nm In0.7Ga0.3As channel and 300-nm In0.52Al0.48As buffer on
an InP substrate. In a Hall epi wafer which has the same structure
as the device wafer but otherwise uses a simpler 4 nm
In0.53Ga0.47As cap with a Si doping density of 1  1018 cm3, the
Hall mobility (ln,Hall) and 2-DEG sheet carrier concentration (ns)
were measured to be around 11,000 cm2/V s and 3  1012/cm2 at
room temperature.
Device fabrication took place broadly the same lines of conven-
tional HEMTs [2], except for the deposition of a gate insulator prior
to gate metal formation. Fig. 2 illustrates some of the key process
steps. It begins with mesa isolation. Then, non-alloyed
Mo/Ti/Pt/Au (10/10/10/150 nm) source and drain ohmic contacts
with a 2 lm spacing are patterned, evaporated and lifted off. This
is followed by 20-nm SiO2 deposition by plasma-enhanced-chem
ical-vapor-deposition (PECVD). A ﬁne gate pattern using
single-layer ZEP-520A is deﬁned by e-beam lithography. This is
then transferred to the passivating SiO2 layer by CF4 plasma.
Following this, the multi-layer cap is etched isotropically using a
mixture of citric acid and hydrogen-per-oxide (H2O2) with 20:1
volume ratio.
After removal of the ZEP-520A e-beam resist, the InP layer is
selectively etched in an anisotropic fashion by low-damage
Ar-plasma against the In0.52Al0.48As barrier [19]. Immediately,
3 nm of Al2O3 is deposited by ALD at 250 C. A second e-beam
lithography is carried out to deﬁne a dielectric-assisted T-gate
[20]. Ti/Au gate metal is evaporated and lifted off. Finally, a
post-metal annealing (PMA) is performed under N2 ambient at
350 C for 1 min. In this way, devices with Lg from 200 nm to
60 nm have been fabricated. Fig. 3 shows TEM images of the cross
section of a typical Lg = 60 nm device. No evidence of residual sur-
face oxides at the Al2O3/In0.52Al0.48As interface is visible.3. Results and discussion
First, we investigate the gate length (Lg) scaling behavior of the
logic characteristics of devices in more detail. The beneﬁt from LgDrain
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Fig. 3. TEM images of a fabricated device: (a) physical gate length (Lg) is 60 nm, and (b) Al2O3 is 3 nm and In0.52Al0.48As is 13 nm, respectively.
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Fig. 4. Transconductance (gm) characteristics of In0.7Ga0.3As buried-channel
MOSFETs at VDS = 0.5 V for three different gate lengths of 200 nm, 100 nm and
60 nm.
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Fig. 6. VT roll-off behavior of our In0.7Ga0.3As buried-channel MOSFETs at
VDS = 0.05 V and 0.5 V.
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characteristics. Fig. 4 shows the measured gm as a function of VGS
for In0.7Ga0.3As buried-channel MOSFETs with three different-0.75 -0.50 -0.25 0.00 0.25 0.50
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Fig. 5. Subthreshold characteristics of In0.7Ga0.3As buried-channel MOSFETs with
350 C PDA for three different values of Lg, at VDS = 0.05 V and 0.5 V.values of Lg (60, 100 and 200 nm), at VDS = 0.5 V. The peak gm
increases prominently down to Lg = 100 nm but saturates beyond
this point. This is very similar to what we have seen from III–V
HEMTs with similar values of equivalent-oxide-thickness (EOT)
[2]. A signiﬁcant improvement in gm scaling would be possible
using a thinner insulator design scheme [2].
Fig. 5 shows the subthreshold characteristics of In0.7Ga0.3As
buried-channel MOSFETs for three different values of Lg, at
VDS = 0.05 V and 0.5 V. First of all, the device with Lg = 200 nm exhi-
bits excellent subthreshold characteristics, such as S = 68 mV/dec.,
and DIBL = 25 mV/V at VDS = 0.5 V. As Lg decreases, the subthresh-
old characteristics soften and there is a negative shift of VT with
VDS. Fig. 6 shows VT roll-off behavior for the same devices at
VDS = 0.05 V and 0.5 V. The devices in this work exhibit VT roll-off
of about 70 mV at VDS = 0.5 V, as Lg scales down to 60 nm.
We have compared the logic ﬁgures of merit of our devices with
those of III–V MOSFETs published in the literature. Fig. 7(a) and (b)
plots DIBL and subthreshold-swing as a function of Lg for our
recessed Quantum-Well MOSFETs with composite insulator to
prior reports on III–V MOSFETs with planar gate architecture.
Clearly, the devices in this work exhibit the best DIBL and S in
the sub-100 nm regime of all III–V MOSFETs despite the relatively
high value of EOT.
To theoretically understand the scaling potential of our recessed
InGaAs MOSFETs, we have used a scaling model originally
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Fig. 7. Benchmarking against reported III–V MOSFETs with planar architecture: (a)
Drain-Induced-Barrier-Lowering (DIBL) vs. Lg and (b) Subthreshold-swing (S) vs. Lg.
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Fig. 8. DIBL against scaling parameter (k) for our recessed In0.7Ga0.3As MOSFETs
with composite insulator (this work), and FD-SOI model [21].
T. Kim, D.-H. Kim / Solid-State Electronics 111 (2015) 218–222 221developed for the electrostatics of fully-depleted (FD) SOI MOSFETs
[21]. From an electrostatic point of view, these two types of devices
behave in a similar way. The bottom In0.52Al0.48As
back-barrier/buffer plays the same role as buried oxide (Box).
The In0.7Ga0.3As quantum-well channel mimics the thin Si-body
and the Al2O3/In0.52Al0.48As composite insulator acts as the gate
oxide. In this model, there is a key length scale (k) that is given
by the permittivity of the insulator and channel materials, and
the thickness of each layer:
k ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
t0instch
er;ch
er;ins
r
;
In these equations, tch and er,ch are the thickness and permittiv-
ity of the channel layer, respectively. tins0 corresponds to the effec-
tive insulator thickness, which is weighted by respective dielectric
constant of Al2O3, In0.52Al0.48As and half of In0.7Ga0.3As channel.
The reason for half of the channel is to consider the quantum nat-
ure of the electron distribution in the InGaAs well. This is also
described by the so-called ‘centroid’ capacitance (Ccentroid) [22]. er,ins0
is the effective permittivity of the total barrier that adequately
weight the relative contribution of Al2O3, In0.52Al0.48As and
In0.7Ga0.3As layers according to their respective thickness
and permittivity. In the model of [21] for FD-SOI MOSFETs, the
short-channel effects are set by the aspect ratio (or scaling
parameter) (k = Lg/k). Fig. 8 shows the dependence of DIBL on
the aspect ratio c for our recessed MOSFETs, together with theFD-SOI model [21]. The universal relationship between DIBL and
aspect ratio proves the excellent scaling behavior of our recessed
MOS-HEMTs and constitutes an effective guideline for future
device design.
A striking aspect of our recessed InGaAs MOSFETs is their out-
standing subthreshold and short-channel effects down to
Lg = 60 nm. This is in spite of the relatively thick EOT. This suggests
a very small interface state density (Dit) below the conduction
band edge. We have estimated the effective Dit from the DC
subthreshold-swing of long channel devices, as follows:
S  ðkT=qÞðln 10Þ  ð1þ qDit=CoxÞ
Here, Cox is only due to the Al2O3 and can be calculated from dielec-
tric constant and physical thickness. From S = 68 mV/decade in our
MOSFET with Lg = 200 nm, Dit as low as 3  1012/cm2 eV is obtained.
This reveals that the buried channel architecture is an effective
remedy to mitigate the pressure of Dit engineering and is very
promising for future III–V MOSFETs. Nevertheless, it is still of criti-
cal importance to minimize a value of Dit itself, to prevent the chan-
nel carrier transport from being degraded. Kim et al. successfully
reported beneﬁts of using a H2 forming-gas-anneal (FGA) in passi-
vating the InGaAs surface/interface with dielectrics, leading to the
considerable improvement in Dit [23]. Combined with
post-metal-annealing (PMA) in the context of FGA, the
buried-channel design scheme would signiﬁcantly improve the
logic and high-speed characteristics of future indium-rich
InxGa1xAs MOSFETs.4. Conclusion
In summary, we have demonstrated sub-100 nm recessed
buried-channel Quantum-Well In0.7Ga0.3As MOSFETs with Al2O3
as gate dielectric. Our devices exhibit outstanding logic character-
istics and scalability with DIBL = 100 mV/V and S = 90 mV/decade,
at Lg = 60 nm. In spite of the relatively thick EOT and RSD, our
device shows gm in excess of 1000 lS/lm. In addition, a long chan-
nel device with Lg = 200 nm displays a sharp subthreshold behavior
of S = 68 mV/decade at VDS = 0.5 V. Finally, we have estimated
Dit = 3  1012/cm2 eV from the DC subthreshold characteristics of
the long-channel devices.
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